

9/132,157

Abstract of the Disclosure

5 A PMOS transistor is formed in a CMOS integrated circuit, having a  $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$  heterojunction between the channel region and the substrate. The method is applicable to large volume CMOS IC fabrication. Germanium is implanted into a silicon substrate, through a gate oxide layer. The substrate is then annealed in a low temperature furnace, to form  $\text{Si}_{1-x}\text{Ge}_x$  in the channel region.

"Express Mail" mailing label no. EM 050468374 US  
Date of Deposit: SEPTEMBER 18, 1996

I hereby certify that this paper or fee is being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231.

JENNIFER HOFF

(Name)

Jennifer Hoff

(Signature)

9-18-96

(date)

"Express Mail" mailing label number: EM 000820751 US  
Aug. 11, 1996

Date of Deposit: Aug. 11, 1996  
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

Printed Name: Sheri Simon

Signature: Sheri Simon